SIM/qucs_s
1
0
Fork 0
mirror of https://github.com/ra3xdh/qucs_s synced 2025-03-28 21:13:26 +00:00
Code Issues Packages Projects Releases Wiki Activity

* updated NEWS files

Browse Source
This commit is contained in:
ela 2009-04-19 15:43:46 +00:00
parent 75edc304ab
commit 471fb3fd3f
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
NEWS
View File

@ -26,6 +26,7 @@ files.
Version 0.0.15
--------------
* passing parameters to Verilog-HDL subcircuits allowed
* VHDL files and subcircuits can handle typed generic parameters
* translation into Arabic
* import dialog replaced by complete import/export frontend for the