SIM/qucs_s
1
0
Fork 0
mirror of https://github.com/ra3xdh/qucs_s synced 2025-03-28 21:13:26 +00:00
Code Issues Packages Projects Releases Wiki Activity
qucs_s/qucs/components/jkff_SR.cpp
ThomasZecha 909f02340d New feature CDL netlist export 
-introduced new type spicecompat::SpiceDialect to distinguish SPICE,
 Xyce and CDL
-adapt dependent components accordingly

Signed-off-by: ThomasZecha <zecha@ihp-microelectronics.com>
2024-12-30 16:52:35 +01:00

210 lines
7.5 KiB
C++
Raw Permalink Blame History

/***************************************************************************
jkff_SR
---------
begin : December 2008
copyright : (C) 2008 by Mike Brinson
email : mbrin72043@yahoo.co.uk
***************************************************************************/
/*
* jkff_SR.cpp - device implementations for jkff_SR module
*
* This is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2, or (at your option)
* any later version.
*
*/
#include "jkff_SR.h"
#include "node.h"
#include "misc.h"
#include "extsimkernels/spicecompat.h"
jkff_SR::jkff_SR()
{
Type = isComponent; // Analogue and digital component.
Description = QObject::tr ("jk flip flop with set and reset verilog device");
Props.append (new Property ("TR_H", "6", false,
QObject::tr ("cross coupled gate transfer function high scaling factor")));
Props.append (new Property ("TR_L", "5", false,
QObject::tr ("cross coupled gate transfer function low scaling factor")));
Props.append (new Property ("Delay", "1 ns", false,
QObject::tr ("cross coupled gate delay")
+" ("+QObject::tr ("s")+")"));
createSymbol ();
tx = x1 + 4;
ty = y2 + 4;
Model = "jkff_SR";
Name = "Y";
SpiceModel = "A";
}
Component * jkff_SR::newOne()
{
jkff_SR * p = new jkff_SR();
p->Props.front()->Value = Props.front()->Value;
p->recreate(0);
return p;
}
Element * jkff_SR::info(QString& Name, char * &BitmapFile, bool getNewOne)
{
Name = QObject::tr("JK-FlipFlop w/ SR");
BitmapFile = (char *) "jkff_SR";
if(getNewOne) return new jkff_SR();
return 0;
}
void jkff_SR::createSymbol()
{
// put in here symbol drawing code and terminal definitions
Rects.append(new qucs::Rect(-30, -40, 60, 80, QPen(Qt::darkBlue,2, Qt::SolidLine, Qt::SquareCap, Qt::MiterJoin)));
Lines.append(new qucs::Line(-50,-20,-30,-20,QPen(Qt::darkBlue,2)));
Lines.append(new qucs::Line(-50, 20,-30, 20,QPen(Qt::darkBlue,2)));
Lines.append(new qucs::Line( 30, 20, 50, 20,QPen(Qt::darkBlue,2)));
Lines.append(new qucs::Line( 30,-20, 50,-20,QPen(Qt::darkBlue,2)));
Lines.append(new qucs::Line(-50, 0,-30, 0,QPen(Qt::darkBlue,2)));
Polylines.append(new qucs::Polyline(
std::vector<QPointF>{{-30, -10}, {-20, 0}, {-30, 10}}, QPen(Qt::darkBlue,2, Qt::SolidLine, Qt::FlatCap, Qt::MiterJoin)
));
Lines.append(new qucs::Line( 0,-50, 0,-60,QPen(Qt::darkBlue,2)));
Lines.append(new qucs::Line( 0, 50, 0, 60,QPen(Qt::darkBlue,2)));
Arcs.append(new qucs::Arc( -5, -50, 10, 10, 0, 16*360, QPen(Qt::darkBlue,2)));
Arcs.append(new qucs::Arc( -5, 40, 10, 10, 0, 16*360, QPen(Qt::darkBlue,2)));
Texts.append(new Text(-25,-28, "J", Qt::darkBlue, 12.0));
Texts.append(new Text(-25, 12, "K", Qt::darkBlue, 12.0));
Texts.append(new Text( 15.5,-28, "Q", Qt::darkBlue, 12.0));
Texts.append(new Text( -4,-39, "S", Qt::darkBlue, 12.0));
Texts.append(new Text( 15.5, 12, "Q", Qt::darkBlue, 12.0));
Texts.last()->over=true;
Texts.append(new Text( -4, 24, "R", Qt::darkBlue, 12.0));
Ports.append(new Port( 0,-60)); // S
Ports.append(new Port(-50,-20)); // J
Ports.append(new Port(-50, 0)); // CLK
Ports.append(new Port(-50, 20)); // K
Ports.append(new Port( 0, 60)); // R
Ports.append(new Port( 50, 20)); // QB
Ports.append(new Port( 50,-20)); // Q
x1 = -50; y1 = -60;
x2 = 50; y2 = 60;
}
QString jkff_SR::vhdlCode( int )
{
QString s="";
QString td = Props.at(2)->Value; // delay time
if(!misc::VHDL_Delay(td, Name)) return td; // time has not VHDL format
td += ";\n";
QString S = Ports.at(0)->Connection->Name;
QString J = Ports.at(1)->Connection->Name;
QString CLK = Ports.at(2)->Connection->Name;
QString K = Ports.at(3)->Connection->Name;
QString R = Ports.at(4)->Connection->Name;
QString QB = Ports.at(5)->Connection->Name;
QString Q = Ports.at(6)->Connection->Name;
s = "\n "+Name+":process ("+S+", "+CLK+", "+R+") is\n"+
" variable state : std_logic;\n"+
" begin\n" +
" if ("+S+" = '0') then state := '1';\n"+
" elsif ("+R+" = '0') then state := '0';\n"+
" elsif ("+CLK+" = '1' and "+CLK+"'event) then\n"+
" if ("+J+" = '1' and "+K+" = '1') then state := not state;\n"+
" elsif ("+J+" = '1' and "+K+" = '0') then state := '1';\n"+
" elsif ("+J+" = '0' and "+K+" = '1') then state := '0';\n"+
" end if;\n"+
" end if;\n"+
" "+Q+" <= state"+td+
" "+QB+" <= not state"+td+
" end process;\n" ;
return s;
}
QString jkff_SR::verilogCode( int )
{
QString td = Props.at(2)->Value; // delay time
if(!misc::Verilog_Delay(td, Name)) return td; // time does not have VHDL format
QString l = "";
QString S = Ports.at(0)->Connection->Name;
QString J = Ports.at(1)->Connection->Name;
QString CLK = Ports.at(2)->Connection->Name;
QString K = Ports.at(3)->Connection->Name;
QString R = Ports.at(4)->Connection->Name;
QString QB = Ports.at(5)->Connection->Name;
QString Q = Ports.at(6)->Connection->Name;
QString QR = "Q_reg" + Name + Q;
QString QBR = "QB_reg" + Name + QB;
QString ST = "Q_state" + Name;
l = "\n // "+Name+" jk flip-flop with set and reset\n"+
" assign "+Q+" = "+QR+";\n"+
" reg "+QR+" = 0;\n"+
" assign "+QB+" = "+QBR+";\n"+
" reg "+QBR+" = 1;\n"+
" reg "+ST+" = 0;\n"+
" always @ (posedge "+CLK+")\n"+
" begin\n"+
" if ("+R+" == 1 && "+S+" == 1)\n"+
" begin\n"+
" if ("+J+" == 1 && "+K+" == 1) "+ST+" = ~"+ST+";\n"+
" if ("+J+" == 1 && "+K+" == 0) "+ST+" = 1;\n"+
" if ("+J+" == 0 && "+K+" == 1) "+ST+" = 0;\n"+
" "+QR+" <="+td+" "+ST+";\n"+
" "+QBR+" <="+td+" ~"+ST+";\n"+
" end\n"+
" end\n"+
" always @ ("+R+")\n"+
" begin\n"+
" if ("+R+" == 0) "+ST+" = 0;\n"+
" "+QR+" <="+td+" "+ST+";\n"+
" "+QBR+" <="+td+" ~"+ST+";\n"+
" end\n" +
" always @ ("+S+")\n"+
" begin\n"+
" if ("+S+" == 0) "+ST+" = 1;\n"+
" "+QR+" <="+td+" "+ST+";\n"+
" "+QBR+" <="+td+" ~"+ST+";\n"+
" end\n";
return l;
}
QString jkff_SR::spice_netlist(spicecompat::SpiceDialect dialect /* = spicecompat::SPICEDefault */)
{
if (dialect == spicecompat::SPICEXyce) return QString();
QString s = SpiceModel + Name;
QString tmp_model = "model_" + Name;
QString td = spicecompat::normalize_value(getProperty("Delay")->Value);
QString SET = spicecompat::normalize_node_name(Ports.at(0)->Connection->Name);
QString J = spicecompat::normalize_node_name(Ports.at(1)->Connection->Name);
QString CLK = spicecompat::normalize_node_name(Ports.at(2)->Connection->Name);
QString K = spicecompat::normalize_node_name(Ports.at(3)->Connection->Name);
QString RESET = spicecompat::normalize_node_name(Ports.at(4)->Connection->Name);
QString QB = spicecompat::normalize_node_name(Ports.at(5)->Connection->Name);
QString Q = spicecompat::normalize_node_name(Ports.at(6)->Connection->Name);
s += " " + J + " " + K + " " + CLK + " " + SET + " " + RESET + " " + Q + " " + QB;
s += " " + tmp_model + "\n";
s += QStringLiteral(".model %1 d_jkff(clk_delay=%2 set_delay=%2 reset_delay=%2 rise_delay=%2 fall_delay=%2)\n")
.arg(tmp_model).arg(td);
return s;
}
Reference in New Issue View Git Blame Copy Permalink